

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER OF PATENTS AND TRADEMARKS
Washington, D.C. 20231
www.iispto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/239,898	01/29/1999	MIRMAJID SEYYEDY	303.550US1	6673
7:	590 04/01/200	ı		
ROBERT E. MATES			EXAMINER	
SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH			LAMARRE, GUY J	
P O BOX 2938 MINNEAPOLIS, MN 55402			ART UNIT	PAPER NUMBER
	,		2133	

DATE MAILED: 04/01/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

PTO-90C (Rev. 07-01)

	Application No.	A, ant(s)				
	09/239,898	SEYYEDY ET AL.				
Office Action Summary	Examiner	Art Unit				
	Guy J. Lamarre, P.E.	2133				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply						
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). - Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b). Status						
1) Responsive to communication(s) filed on <u>08</u> .	<u>lanuary 2003</u> .					
2a)☐ This action is FINAL . 2b)⊠ Th	is action is non-final.					
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims						
4) Claim(s) 1-41 and 43-45 is/are pending in the application.						
4a) Of the above claim(s) is/are withdrawn from consideration.						
5) Claim(s) is/are allowed.						
6)⊠ Claim(s) <u>1-41 and 43-45</u> is/are rejected.						
7) Claim(s) is/are objected to.						
8) Claim(s) are subject to restriction and/or election requirement. Application Papers						
9) The specification is objected to by the Examiner.						
10)⊠ The drawing(s) filed on <u>29 January 1999</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.						
Applicant may not request that any objection to the		•				
11) The proposed drawing correction filed on is: a) approved b) disapproved by the Examiner.						
If approved, corrected drawings are required in reply to this Office action.						
12) The oath or declaration is objected to by the Examiner.						
Priority under 35 U.S.C. §§ 119 and 120						
13) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).						
a) ☐ All b) ☐ Some * c) ☐ None of:						
1. Certified copies of the priority documents have been received.						
2. Certified copies of the priority documents have been received in Application No						
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 						
14) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).						
a) ☐ The translation of the foreign language provisional application has been received. 15)☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.						
Attachment(s)						
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449) Paper No(s)	5) Notice of Informal	y (PTO-413) Paper No(s) Patent Application (PTO-152)				

U.S. Patent and Trademark Office PTO-326 (Rev. 04-01) Application/Control Number: 09/239,898

Art-Unit: 2133

DETAILED ACTION

Response to Amendment

- **0.** This office action is in response to Applicants' amendment, filed on 8 Jan. 2003.
- 0.1 Claims 1-41, 43-45 remain pending.
- 0.2 The prior art rejections of record to Claims 1-41, 43-45 stand withdrawn in response to Applicants' amendment of 8 Jan. 2003.

Response to Arguments

1. Applicants' arguments filed 8 Jan. 2003 have been fully considered, and are deemed persuasive only to the extent that the approach, whereby 'compressed data is output on edges of a clock,' is not specifically disclosed by prior art of record.

Claim Rejections - 35 USC ' 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2.0 This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(f) or (g) prior art under 35 U.S.C. 103(a).
- 2.1 Claims 1-2, 4-6, 8-10, 12-28, 30-41, and 43-45 are rejected under 35 U.S.C. 103 (a) as being unpatentable over Matsumura et al. (US Patent No. 5,991,232; August 28, 1998) in view of Manning (US Patent No. 6,032,274; Feb 29, 2000).

As per Claims 1-2, 4-6, 8-10, 12-28, 30-41, 43-45, Matsumura's Fig. 23 substantially depicts the claimed compression and testing means for double rate data in "Logic Block 4j" including associated structure, synchronization and signal/address controlling means required

Page 2 of 5

Application/Control Number: 09/239,898

Art·Unit: 2133

therefor, such as means for applying voltages and timing stimulus to intermediate nodes, logic gate means (Fig. 19) made of transistor components, data storing or latching means (Latch circuit 4 a, c, e, g, k), timing and signal inverting means as in figs. 7, 28-29, e.g., "FIG. 21 schematically shows a whole structure of a semiconductor integrated circuit device according to an embodiment 3 of the invention. The semiconductor integrated circuit device shown in FIG. 21 differs from the semiconductor integrated circuit device shown in FIG. 13 in the following point. The device is provided with a compression circuit 4j which compresses data of 256 bits issued from latch circuit 4e into data of 1 bits, and a latch 4k which transfers and applies a signal of 1 bit from compression circuit 4j to a pad 8p in accordance with test clock signal ETCLK. Structures other than the above are the same as those shown in FIG. 13." Not specifically described in detail in Matsumura et al. is the step whereby compressed data is output on edges of a clock. However such approach is well known, e.g., Manning, in an analogous art, discloses a "Method and apparatus for compressed data testing of more than one memory array," wherein such techniques are described. {See Manning, Id., wherein "Responsive to the test read command, each of the output drivers supplies either data or an error indicator at a unique edge of the respective internal data clock. The test outputs from a plurality of memory devices are provided to the test system at sequential edges of the clock in response to a single command. Compressed test data can thus be read at successive clock edges despite the command requiring a plurality of clock edges," at col. 5 line 25 et seq.} Therefore, it would have been obvious to a person having ordinary skill in the art at the time the invention was made to modify the procedure in Matsumura et al. by including therein data timing means as taught by Manning, because such modification would provide the procedure disclosed in Matsumura et al. with a technique whereby "Compressed test data can thus be read at successive clock edges despite the command requiring a plurality of clock edges (See Manning, col. 5 line 25 et seq.)

Application/Control Number: 09/239,898

Art Unit: 2133

2.2 Claims 3, 7, 11 and 29 are rejected under 35 U.S.C. 103(a) as being unpatentable over Matsumura et al. (US Patent No. 5,991,232; August 28, 1998) in view of Manning (US Patent No. 6,032,274; Feb 29, 2000) in further view of Schober (US Patent No. 6,297,668; October 2, 2001; Nov. 25, 1998).

As per Claims 3, 7, 11, 29, Manning and Matsumura et al. substantially disclose, in Fig. 23, the claimed compression and testing means for data in "Logic Block 41" including associated structure, synchronization and signal/address controlling means required therefor, such as means for applying voltages and timing stimulus to intermediate nodes, logic gate means (Fig. 19) made of transistor components, data storing or latching means. {See Matsumura et al., Abstract, wherein apparatus and method are described. Not specifically described in detail in Manning and Matsumura et al. is the step whereby a structure consisting of pull-up transistors and pull-down transistors is used in data latching. However such approach is well known, e.g., Schober, in an analogous art, discloses a "Serial device compaction for improving integrated circuit layouts," wherein such techniques are described. {See Schober, Id., col. 9 line 35 et seq.} Therefore, it would have been obvious to a person having ordinary skill in the art at the time the invention was made to modify the procedure in Manning and Matsumura et al. by including therein data stabilizer means made up of a network of pull-up transistors and pull-down transistors as taught by Schober, because such modification would provide the procedure disclosed in Manning and Matsumura et al. with a technique whereby "The active pull-up branch of the slave latch output is reduced from the normal two or more series devices to a single pull-up device. To balance this drive strength, two series pull-down devices are used. To accomplish this, the normal pull-up series devices are moved from the back into the clock inverter. The similar device from the master latch is also pulled into the clock inverter, where they become the same device. In this way, the inverted clock signal is eliminated, resulting in a flip-flop with a single-phase clock that has its race

Application/Control Number: 09/239,898

Art-Unit: 2133

hazard with the master latch output eliminated. Through this technique, slow clocks incurred in very low voltage operation, or for other reasons, do not cause an error in flip-flop operation. This operation is race-free and this class of flip-flops is therefore called "race-free"." {See Schober, col. 10 line 48 et seq.}

Conclusion

- 3. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.
- 3.1 Any response to this action should be mailed to:

Commissioner of Patents and Trademarks, Washington, D.C. 20231 or faxed to:

(703) 746-7238, (for After-Final communications),

(703) 746-7239, (for formal communications intended for entry),

(703) 746-7240 (for informal or draft communications, please label "PROPOSED" or "DRAFT")

Hand-delivered responses should be brought to Crystal Park II, 2121 Crystal Drive, Arlington, VA, Fourth Floor (Receptionist).

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Guy Lamarre whose telephone number is (703) 305-0755. The examiner can normally be reached on Tuesday to Friday from 6:30 AM to 5:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Albert Decady, can be reached on (703) 305-9595.

Any inquiry of a general nature or relating to the status of this application or proceeding Should be directed to the Group receptionist whose telephone number is (703) 305-3900.

Application/Control Number: 09/239,898 Page 5 of 5

Art Unit: 2133

Guy J. Lamarre, P.E.

guy J. Lamarre

Patent Examiner

3/24/03

The Control of the Co

-